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Abstract
Multiple-hole magnetic cores, also called transfluxors, which have been developed
recently, promise to be very useful in computer, control, and other logical circuitry.
They are ferrite cores, with square hysteresis loops, of various complicated geom-
etries.
In this report, a workable analysis procedure for circuits that contain transfluxors
is developed; it is based on the square-waveshape approximation. This analysis forms
a basis for a design procedure. Sample circuits were designed and tested, and the
results were found to be within 10 per cent of the predicted values.
The main problems in circuit design were flux division and loading effects. Diode
elimination presented another problem, which is treated at some length in this report.
Diodeless operation of a transfluxor circuit was found to be possible, but slow, unreli-
able, and critical.
In the field of logical design, a symbolic notation was developed, and an approach
to design was made, using "gate boxes."
A description of the physical properties of transfluxors is given; it includes some
new, unpublished, special effects encountered with multiple-hole cores.
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I. INTRODUCTION
1. 1 History
In recent years, a great deal of work has been done in the field of ferromagnetism.
Numerous devices and new magnetic materials have been developed and perfected.
Among the most important are the square-loop materials; that is, materials that have
an approximately rectangular hysteresis loop (40). Two kinds of magnetic material that
can be made to exhibit this desirable property are in general use: tape-wound, thin-
metal cores and ferrites (39, 45). Currently, a new material - thin film - is being
developed (46).
Many applications of square-loop materials have been found in the field of computing
and control. The development has taken two directions: magnetic amplifiers (22, 23, 24)
(circuits using a carrier frequency) and pulse applications (circuits using pulses and no
carrier). Only pulse circuitry is discussed in this report.
The first applications of magnetic pulse circuitry were made in the field of informa-
tion storage. Magnetic shift registers (26, 27, 28) and huge magnetic-core memory
matrices (30, 34, 35) have been developed and are being used in most modern computers.
Here, the trend is towards bigger, faster, cheaper memories, with the result that new
magnetic storage elements are constantly being announced (31, 37). Notable among them
is the multiple-aperture ferrite plate (36, 32).
Also, much work has been done on logical-circuitry applications of magnetic cores
(19, 16, 20, 15). The object was to develop various logical gating circuits, as well as
complete arithmetic units for computers and similar devices. In this area, the efforts
were less successful; magnetic cores require coupling diodes and high-current drivers,
and are not particularly fast. It was evident that if applications of magnetic cores were
to become practical, new kinds of magnetic elements would have to be developed.
Until 1955, the magnetic cores in use were of simple toroidal shape. Then Rajchman
of the RCA Laboratories announced a new kind of magnetic core, the Transfluxor (7, 8),
which was basically a multiple-hole magnetic core made out of ferrite. This core could
do anything that the simple cores could do (for example, in many instances, a single
transfluxor could be used in place of several toroidal cores), and it permitted new
applications. It could be used as an analog device, operating like a magnetic ampli-
fier with electrically controllable magnetic setting. Also, it could be used as a com-
plicated gate and, therefore, offered the possibility of eliminating diodes from logical
magnetic circuitry.
Since that time, investigation on complicated core geometries has been undertaken
by various groups; many interesting facts have been uncovered, and useful devices
designed. The Potter Instrument Company has designed "Magnistors," which use both
square-loop material and soft iron in the same core (6); International Business Machines
Corporation has developed four-legged memory cores (4, 5); the General Electric
Company has done some very interesting transfluxor research (1, 3); and new facts also
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have been forthcoming from Radio Corporation of America, notably the principle of cur-
rent steering (9). In addition, some work on multiple-hole cores has been done in other
countries, especially Germany (Z). Work on multiple-hole cores has also been going on
at the Research Laboratory of Electronics, M. I. T.; this report describes the first
results of this work.
1. Z2 Objectives
The primary objective of the research undertaken for this study was the development
of a method of analysis of logical circuits containing magnetic cores with complicated
geometries. It is hoped that from this work a method of synthesis will ultimately result
- one that will make possible simple design procedures of large logical systems con-
sisting of such cores. Only logical circuits (including shift registers) are considered;
the investigations reported here concern pulse-type application (no carrier) exclusively,
and binary digital applications are of prime importance.
In order to understand better the behavior of transfluxors and transfluxor-like
devices as circuit components, an investigation into the properties of the core itself was
undertaken. In the course of this research, many new facts were brought to light, and
theories about them were formulated. Some of those facts have, in the meantime, been
discovered and reported by others; some are entirely new. A discussion of all of them
and a general background discussion of magnetic cores comprise the second section of
this report.
The third section is concerned with the logical design and analysis of multiple-hole
magnetic-core circuits, especially with the development of a symbolic system of nota-
tion. An attempt to summarize the logical functions obtainable from a few particularly
useful forms is also included.
In the fourth section, the knowledge gained from investigation of the properties of
transfluxors is utilized to formulate an approximate method of analysis of transfluxor
circuits. From this analysis, a design procedure is deduced; sample circuits have been
designed and physically tested on the basis of this procedure. The experimental results
are compared with expected behavior. An attempt to account for the discrepancies
between theory and practice concludes the section.
The fifth section summarizes the results and suggests the paths that, in the
opinion of the author, should be pursued in future investigation.
1.3 Experimental Setup
Many different kinds of cores were used in this research, including both simple
toroidal and complicated multiple-hole cores. Some of them are illustrated in Figs. 1
and 2. Multiple-hole cores either were obtained directly from RCA or IBM, in which
case they were of formed and sintered ferrite, or were drilled with a supersonic drill
from blanks obtained from the M. I. T. Lincoln Laboratory.
The cores were tested statically on the static hysteresis curve plotter at the M. I. T.
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Fig. 1. Some of the cores used in
this investigation.
Fig. 2. Examples of wired cores.
Fig. 3. Experimental setup.
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Insulation Research Laboratory as well as dynamically with trains of sharp high-current
pulses obtained from the flexible experimental setup assembled and partially built at the
Research Laboratory of Electronics. This setup was also used to test complete circuits _
and for many other purposes. Figure 3 shows the pulse equipment used.
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II. PHYSICAL PROPERTIES OF MULTIPLE-HOLE CORES
2. 1 Introduction
At the present time, no adequate quantitative theory of physical behavior of a simple
core during switching conditions exists, and there is virtually no theory of behavior of
multiple-hole cores. In this section, the behavior of the transfluxor, its special effects,
and modes of operation are discussed qualitatively. A brief explanation of a simple core
is first necessary.
2. 1. 1 Domains
According to the domain theory of magnetism (38, 41, 42, 43), a ferromagnetic mate-
rial contains magnetic dipoles that result from unbalanced electron spins. In a small
region of the ferromagnetic material, all of the dipoles are parallel and held aligned in
the same direction. The forces that hold them in alignment are very powerful, but as
yet not completely understood.
The small region of the ferromagnetic material is called a "domain." Each domain
is completely magnetized in some direction at all times because all of the magnetic
moments are both parallel and in the same sense. However, in some materials, some
of the dipoles are antiparallel; such a material is termed "ferrimagnetic." If, in a
) B
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Fig. 4. Domains and switching.
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ferrimagnetic material, all of the antiparallel dipoles exactly balance each other, so that
each domain has no net magnetic moment, we term the material "antiferromagnetic."
In a crystalline material, there is usually a preferred direction of magnetization
along some crystal axis; this is called "crystalline anisotropy." There can be more than -
one preferred direction. Moreover, in a polycrystalline material, the crystals them-
selves can be oriented randomly so that, as a whole, the material may be nonoriented,
even though each domain is anisotropic.
Domains are separated by the so-called "domain walls" or "Bloch walls," which are
several hundred atoms thick. The walls can move, making one domain larger at the
expense of other domains. (See Fig. 4.)
Figure 4 shows a simple explanation of magnetization of a ferromagnetic material.
The idea to bear in mind is that, even though each domain is always completely "satu-
rated," the specimen as a whole may be demagnetized because all of the disoriented
fields of the individual domains cancel each other.
2. 1.2 Ferrites
All of the multiple-hole cores used in this investigation, as well as most of the
toroidal cores, were ferrite (44). Ferrite (45) is a ferrimagnetic (48) ceramic material
with the general chemical formula:
M2+ 0 · M3+ 
where the metal M can be iron, nickel, zinc, manganese, or magnesium, in various
proportions. By choosing the proportions of metals correctly, as well as by firing the
core in the correct way, the desired characteristic properties of the material can be
obtained. For square-loop applications, the ferrites are usually of the MgMn type (45).
2. 2 Behavior of a Simple Core
2.2. 1 Hysteresis Loop
An idealized hysteresis loop is shown in Fig. 5b. To obtain this loop the core is
wired as shown in Fig. 5a. A current is applied on winding N1, and the voltage across
winding N2 is observed. From these measurements, we can compute the variables H
and B at the time T because
N1 [ampere-turns(H [oersteds] = 0. 495 N1 ie-trnsh J(1)
while
7 dt volt-seconds
B [gauss] 1. 550 X A L turns-inc nds (2)
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Fig. 5. Switching of a simple core.
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dt
/I
where
N1 = number of turns in winding N1
N = number of turns in winding N2
I = applied current
L = length of path, inches
A = cross-section area, inch 2
v = output voltage
Ampere-turns and volt-seconds often are used as units of measurement instead of
oersteds and gauss.
If the core is completely demagnetized, and then a positive H-field is applied, we
travel along the initial magnetization curve M until saturation is reached. When the
current is released, the flux will return to the remanent flux B r . Arbitrarily, we can
assign to this point state the number "1 ". If we now apply a current of opposite polarity,
the core will switch into the negative saturation -Br, and after the release of current
stay in the state "0". Thus we have achieved a memory - a bistable device. The core
can be switched back and forth between states 1 and 0, provided, of course, that the
applied H-field is large enough to cause saturation in each direction. If it is not, then
the magnetization may follow some minor hysteresis loop like the one marked "N" in
Fig. 5b. If the H-field is not large enough to force the magnetization over the knee of
the hysteresis loop (Ho), no switching at all will result. Thus the "coercive force"
HC gives some indication of the amount of current to be employed.
The core takes a finite amount of time to switch from state to state. Therefore, if
we employ a sharp, fast pulse, the core is not able to follow instantaneously. Therefore,
we actually never switch along the hysteresis loop C, called the "static loop," unless
the current is applied in the form of a very slow, almost dc ramp. At the other extreme
is a current step that causes the core to go along path A. In between we get paths like
B, which are normally caused by steps with finite, but fast, rise times.
The ratio
B
s =Br (3)
B
is called the "squareness ratio" and is a figure of merit of the material; for a good,
square loop, it should be of the order of magnitude of 0. 9 - 0. 95. Another definition
of squareness ratio is:
B
max
s max (4)B
r
where Bma x corresponds to Hp = ZH C . This is a much more useful definition.
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2. 2. Z2 Voltage Waveform
While the core is being switched from one remanent state to the other, a voltage
d~
v = k-t (5)
appears across the winding N2 . The waveshape of this voltage is shown in Fig. 6a.
There is no good quantitative explanation of this waveshape; qualitatively, we can explain
it (see Fig. 6b) as follows. [This explanation is due to H. K. Rising, and also to
W. M. Breckenridge (13).]
Let us suppose that the core was originally in state O and that we applied a sharp
current step that tended to reverse the core. The domain walls cannot move instantane-
ously; we follow path A in Fig. 5b, as explained previously. In this region, magnetiza-
tion is caused by initial rotation of domains, which is much faster than wall movement.
Thus in a very short time, point X is reached, causing a change in flux Bn . This causes
the sharp spike at the beginning of the voltage waveform, labeled "O" in Fig. 6b. After-
wards, correct switching of the core produces the bulk of the waveform P. The peak
of this part of the waveform is reached when the H axis is crossed. Obviously, the
voltage waveform is asymmetrical.
After the current is released, the flux falls to Br at the "1" point (Fig. 5b). A
negative voltage spike R occurs, which has an area proportional to B ma-Br
If the applied Hp is very much larger than HC, parts O and P come closer and
I
t
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Fig. 6. Switching waveform.
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Fig. 7. Switching waveform at various
values of switching current.
(a) IN = 1.2 ampere turns;
(b) IN = 1. 6 ampere turns;
(c) IN = 2.0 ampere turns.
Fig. 8. Switching characteristics.
(a) Inverse of switching time vs.
ampere turns;
(b) peak voltage/turn vs. ampere
turns.
closer together and finally merge, as seen in Fig. 7.
2. 2. 3 Switching Characteristics
The net area of the voltage waveform remains
of the ampere-turns applied, provided the core is
inverse of the switching time and the peak voltage
mmf (26, 13), as shown in Fig. 8. Thus
constant and equal to
switched completely.
vary almost linearly
A~, regardless
However, the
with the applied
1
T = K (NI - NImin)
s
v
N= Kz(NI -Nmi n )
(6)
(7)
The slope of the v/N vs. NI characteristic, called Ro, will be very useful later in the
design procedure, as will K, the slope of the 1/Ts vs. IN characteristic.
Note that both NImin (which corresponds to HW and is close to, but not the same
as, HC ) and HC depend upon the length of path around which the switching is supposed
to occur. Thus both NImin and HC are lower for a toroid of small circumference than
are the corresponding parameters for a core of large circumference, the material and
10
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cross-section area being the same for both cores.
Z. Z. 4 Undesirable Voltages
The spikes at the beginning and at the end of the voltage waveform are undesirable,
but are usually not particularly objectionable in pulse
TxrkrL HT~~xnwovr anot-he]- r lta p fhe -called11 V V . - VV V - s J -V -L r v b.e W _ -I
"zero" output, is extremely undesirable. This volt-
age occurs when we try to pulse the core in the same
direction in which it is already set. Under this con-
dition, a complete absence of output would be prefer-
t able, but we get a voltage, as shown in Fig. 9, that
corresponds to the flux value B - B . (The net
max r
Fig. 9. Zero-one ratio. volt-time area is still zero.)
The ratio of this "zero" voltage and a full "one"
output (due to switching of the core by the same current) is called the zero-one ratio; it
is proportional to the squareness ratio and is often employed in testing cores.
2. 3 Behavior of an Idealized Transfluxor
Most of the basic ideas about transfluxor operation can be explained by considering
a two-hole core, as shown in Fig. 10a. Let us go through a basic sequence of operations
that apply to the core pulses, as shown in Fig. 10b.
2. 3. 1 Basic Operation
In our basic sequence, we first apply a pulse to the winding labeled "block," which
saturates the whole core completely in the clockwise direction, as shown in Fig. 10c.
Then we apply a pulse to the "unblock" winding, which tends to switch the flux in the
counter-clockwise sense. Let us suppose that the applied mmf is strong enough to switch
the flux along the shorter path a, but not strong enough to cause flux reversal along the
longer path . We get a flux distribution like that shown in Fig. 10d. Notice that we
have, effectively, a closed loop around the small hole (shown with a dotted line in
Fig. 10d, with the result that if a pulse is applied to the "drive" winding we can reverse
the flux around the small hole and get an output on the output winding. We now have a
flux distribution like that shown in Fig. 10e and, therefore, can switch the flux around
the small hole back and forth, producing positive and negative voltage pulses at the "out-
put" winding, forever after.
If the "unblock" pulse were missing, the core would still be in the state shown in
Fig. 10c when the "drive" pulse arrived, so that switching around the small hole would
be impossible. If the "drive" pulse were big enough, we could still switch around the
big hole. [This is called "spurious unblocking" (8).] Thus, if we want to have a gate, we
must apply a "drive" pulse of the correct magnitude, that is, big enough to switch around
11
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Fig. 10. Two-hole transfluxor.
the small hole, but not big enough to reverse the flux around the large one.
Instead of driving the core on the outer leg, we could apply a "drive" pulse on the
inner leg, driving through the winding labeled "alternate drive." Now there is no possi-
bility at all of unblocking the core at time 3 because the "alternate drive" tries to switch
the core in the direction in which it is already set; thus, there is now no maximum limit
on the driving pulse.
We see that the transfluxor can act as a gate that can be closed or opened by a single
pulse. In Sec. III, we discuss many other elementary building blocks that are realiz-
able with this and other forms of multiple-hole cores.
2. 3.2 Switching Mechanism
In the previous discussion, it was assumed that we can actually reverse flux a, but
not flux , by applying an appropriate "unblock" pulse (see Fig. 10). In other words,
we want exactly one half of the flux reversed - the half that is nearer to the center of
the core. The real transfluxor does not behave exactly in this way, but we can discuss
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Fig. 11. Switching of a transfluxor.
first an idealized model that does. This idealized model is similar to the explanation
of transfluxor behavior published by Rajchman (7, 8).
Let us first imagine that the whole transfluxor consists of one single domain that is
magnetized by the blocking pulse in a clockwise direction, as seen in Fig. 1 la. If we
apply an unblocking pulse to the core in the form of a slow ramp current, the NImin
will be reached first in the part of the core that has the shortest path, that is, the part
nearest the middle hole. Thus, another domain of counterclockwise saturation begins
to grow outward from the center hole, as shown by parts b through e of Fig. 11.
Obviously there is a point at which we have an optimal condition, that is, when
exactly one half of the flux is reversed; or, in the notation of Fig. 11, when
1
A 2 total (8)
At this point we have the maximum available flux for switching around the small hole,
as seen in Fig. 12:
1
qavailable max 2 total (9)
For this, the applied ampere-turns must be
NI = NIopt (10)
If the reversed flux is smaller, that is, if
NI < NIopt (11)
13
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< tota (12)
then
available (13)
And if
NI > NIopt (14)
1
A > 2 4'total (15)
then
bavailable 2 f total ( 2 - total)
(16)
= total -A
From these considerations we get the curve of Fig. 12.
It is surprising that, even though the real transfluxor does not behave exactly in the
same way as our idealized core (7, 8), we still get a characteristic very similar to that
of Fig. 12. This fact suggests the use of transfluxors as analog devices, perhaps as
"magnetic gates with a variable magnetic setting" (8). This application, however, is
outside the scope of this report.
2. 3.3 Inherent Time Delay
The transfluxor will function in the way described in the preceding section even when
we apply a sharp step instead of a ramp. (This statement is idealized and will be modi-
fied in later discussion.) In other words, the switching starts near the center and prop-
agates outward. This propagation is stopped at any point either by terminating the
current pulse in time or by limiting its amplitude.
It is evident that if we wire the transfluxor at the inner and outer leg of the small
hole, as seen in Fig. 13a, we shall get a pickup first at the inner leg and then at the
outer leg. See Fig. 13b. This principle can be utilized to obtain fixed delay by using a
,AVAILABLE
AVAILABLE MAX -2 'TOTAL
N I
NiOPT
Fig. 12. Flux available for switching around the small
hole as a function of unblocking ampere turns.
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multiple-hole core, as seen in Fig. 13c and d.
The principle of time delay can best be verified experimentally by winding the core
as shown in Fig. 13e, that is, by winding the outputs on the inner and outer loops in oppo-
sition. The predicted output of Fig. 13f matches the experimental result of Fig. 13g.
The principle of time delay was actually used by Goldner (3) to obtain many staggered
pulse times; the principle was also discovered and studied independently by this author.
The real transfluxor does not behave exactly in the way our idealized core would behave.
Instead, some overlap occurs between the voltage outputs in Fig. 13b and d, showing
that the outer legs begin to switch even before the inner ones finish. These overlaps
increase with loading (3).
2. 4 Flux Distribution
The motion of domain walls in a polycrystalline ferrite is extremely complicated.
Therefore, exact flux distribution pictures cannot be obtained by the direct methods in
use (powder method, colloidal-suspension method, etc.). The pictures taken by those
methods have proved to be completely meaningless. Until a more powerful method is
found, we have to be satisfied with voltage measurements, which indicate only the net
change in flux across a given cross section. Moreover we cannot introduce extra holes
for measuring purposes because each hole distorts the flux picture.
2. 4. 1 General Principles
In addition to the voltage measurements, we can take advantage of a few general
principles, obtained either from theoretical considerations or from empirical data.
1. All flux lines inside the core are continuous, closed loops. This is obvious from
the Laplace equation and from the fact that the measurements show the leakage flux to
be virtually nonexistent.
2. Any flux reversal must occur along a closed loop. Thus, in order to reverse the
flux at any point, there must be a complete loop of either oppositely magnetized or
demagnetized material available for switching. The net flux change along this loop must
be the same at any point. The applied mmf must be bigger than Nlmi n for that complete
loop. If there is a branch point, the algebraic sum of either b or A going out from
this point must be equal to zero. These are consequences of statement 1.
3. An mmf, applied to any leg of the core, that tends to switch the core in the direc-
tion in which it is already set cannot cause a net flux change anywhere in the core. This
is, perhaps, not as obvious as it sounds.
4. In an unloaded core, if there are two paths of unequal lengths, either of which
can be switched at their meeting point, the switching will favor the shorter loop. This
is discussed more thoroughly in Sec. IV.
5. If there are many different flux distributions possible at the same time, the core
will choose the state of minimum potential energy. This is a general principle of nature.
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6. Any flux distribution derived will be just an approximation to the statistical aver-
age of the fluxes of the small domains.
2. 4. 2 Ambiguities
By using voltage measurements to indicate the changes in flux and the "General Prin-
ciples" of Sec. 2. 4. 1 for guidance, we can obtain a flux pattern for different states and
configurations. Sometimes, however, more than one model is possible, all of the models
being completely equivalent as far as external A measurements indicate. A classical
example of this is the five-hole transfluxor (see Fig. 14). If we first block the trans-
fluxor completely, as in Fig. 14a, and then apply an "unblock" pulse to reverse the flux
completely in leg A, flux reversal will occur along the dotted line. According to volt-
age measurements at all possible points of the core, two flux distribution pictures are
equally acceptable; see Fig. 14b and c. (Because no coupling seems to occur afterwards
among the small holes, we consider the model of Fig. 14c preferable.)
2. 5 Nonideal Behavior of Transfluxors
2. 5. 1 Switching
A real core does not actually switch as indicated in the model of Fig. 11. There is
no single sharp wall. Instead, the outer leg begins switching even before the inner leg
completes reversal, as we have already noted at the end of Sec. 2. 3. 3. Also, the final
flux distribution after unblocking does not look like that shown in Fig. 15a; rather, an
approximation of it might be similar to that given in Fig. 15b: some flux has already
been reversed in the outer leg, while the inner leg is still not completely switched.
An example of this "flux division effect" is shown in Fig. 15c and d for another kind
of core - the five-hole transfluxor. (Measurements were taken both by the static hys-
teresis loop plotter and by dynamic pulse measurements. Both sets of measurements
agree within 5 per cent, which is the experimental error. The percentages in Fig. 15
are from the static measurements.)
This flux division effect is very troublesome in transfluxor circuitry, especially
because it is greatly intensified by loading. It is discussed further in Sec. IV, where
an approximate method of calculation of flux division is introduced. Here, we only note
that it can be thought of as being caused either by a rather wide region of switching -
a kind of "transition band" that moves outward from the center - or, alternately, as
being caused by two walls moving outward at different speeds, one starting from the
center hole, the other from the small hole.
Because nobody as yet seems to have published any convincing evidence to support
either of these hypotheses, or any other one for that matter, we shall not hazard a guess.
Suffice it to say that the real flux distribution in a polycrystalline, multiple-hole core
is infinitely more complex than our simple model would lead us to believe. This is a
field in which much research is urgently needed.
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Fig. 14. Ambiguities in flux distribution of a five-hole transfluxor.
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Fig. 15. Nonideal switching of transfluxors.
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2. 5.2 Effect of Loading
Loading of a core, as in Fig. 16a, by a resistance R has the effects shown in
Fig. 16b, c, and d: the switching time gets longer, and voltage amplitude diminishes.
This is understandable if we consider that the Iout going through the winding W 2 pro-
duces a counter mmf, which causes the effective mmf applied around the loop to become:
NIeff = Nliin 2 NIout
This effect is especially important in transfluxors, since not only the speed of
switching but also the final flux distribution may depend on loading. For instance, if,
in Fig. 15c, we put a heavy load (e. g., a very small resistance) across the winding
labeled "sense 3" and applied a large "unblock" pulse, we would get different percentages
from those given in Fig. 15c and d. Instead, most of the switching would occur in leg A,
since this leg has a much higher NI ff applied to it.
In Sec. IV the effects of loading that were studied are discussed further.
2. 5.3 Noise
There are many sources of noise outputs that can occur in a transfluxor (some of
them have already been discussed):
1. Spikes at the time of the beginning and ending of the applied pulse, caused by the
slope of the hysteresis loop. This was discussed in Sec. 2. 2. 2.
2. "Zero" output, that is, output occurring when we try to switch the core in the
direction in which it is already set (see Sec. 2. 2.4).
3. Outputs caused by the flux division effect, mentioned in Sec. 2. 5.2. This effect
is intensified by loading.
4. Outputs due to the "near leg" effect, which are peculiar to transfluxors. A dis-
cussion of this phenomenon is given in Sec. 2. 5.4.
Noise outputs 1, 2, and 4 do not correspond to any irreversible change of flux; this
means that they do not cause a net change in the volt-time area. This, of course, does
not apply to noise output 3.
2. 5.4 "Near Leg" Effect
A peculiar transient effect* that occurs in transfluxors is shown in Fig. 17. If we
block, unblock, block again, and so on, the core of Fig. 17a by the respective windings,
we expect voltages to appear on winding "sense 2," but not on "sense 1," since there is
no net flux change occurring in leg A. But, surprisingly enough, we get a consider-
able "reversible" voltage, much larger than just the "zero output" voltage, as seen in
Fig. 17c.
*
To the author's knowledge, this effect has not been described or mentioned in any
paper and was first observed and studied by the author.
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Fig. 16. Effects of loading.
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This voltage consists of a positive and a negative spike (see Fig. 17b) and looks like
the derivative of the pulse on "sense 2." The same effect occurs if legs A and B are
interchanged.
One possible explanation of this effect is the following: Let us suppose that the core
is in the blocked state and we are applying the unblock pulse. Leg B starts to switch.
Because the path around the small hole is so much shorter than the one around the big
loop, leg A supersaturates, that is, it moves from state B r towards B s (see Fig. 5).
Later, when the larger loop has had enough time to begin switching, this supersatura-
tion in A has a chance to collapse. This is, in a way, equivalent to saying that the effect
is the result of rotation of domains in leg A.
This explanation seems to be supported further by the fact that if we compare (by a
series-opposition connection, as shown in Fig. 17a) the voltages on "sense 1" and
"sense 3" windings, we see that the voltage on "sense 3" comes later in time (by a
small fraction of the switching time), thus showing that the switching of the whole core
does not follow instantaneously the switching of leg B (see Fig. 17d).
No claim is made, however, that this explanation is the "true" one, or that there
does not exist another, better explanation of this effect. Further research should
clarify this phenomenon.
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III. THE LOGICAL PROPERTIES OF MULTIPLE-HOLE CORES
3. 1 Introduction
Virtually any logical function expressible in Boolean algebra can be realized with
magnetic cores. However, because of the inherent synchronous delay, the magnetic
core is ideally suited to sequential circuit work.
A multiple-hole core can combine the functions of a few simple cores and can per-
form some new functions that the simple core cannot perform; for example, asynchro-
nous time delay.
The first necessity in analyzing logical circuits that consist of any new component is
a flexible schematic notation. There are two systems of notation for circuits with simple
cores: Karnaugh's mirror notation (16), and the scheme introduced by Loev, Miehle,
Paivinen, and Wylen (19). Since there is at present no published schematic notation for
multiple-hole cores, a notation was developed as a first step in logical analysis. The
basis for this notation is the one developed by Loev, Miehle, Paivinen, and Wylen, but
the extension to the transfluxor circuits was made by this author.
3. 2 Schematic Notation
In the proposed notation a multiple-hole core is represented by a set of dots connected
by lines to represent the topology of the core. The dots represent holes, and the con-
necting lines, the legs between the holes. Dots can be either filled or hollow, to distin-
guish between the main and supplementary holes in the core. Figure 18a shows the
representation of a five-hole transfluxor.
The inputs and outputs to the core in the form of pulses on windings can go either to
a leg between two holes, in which case we represent them as going to or from the line
between dots, or to a leg between the outside and a hole, in which case we bring them
to the dot itself.
The information flow is represented by a hollow arrow going to or from the core
representation for input and output, respectively. Only one pulse is associated with
each arrow. If many different pulses flow through the same winding at different times,
we draw an arrow for each one of them and connect all of them with a double crossbar.
Each arrow has a capital letter associated with it that shows the pulse time at which it
conducts information. If the pulse can either occur or not occur, depending upon some
information conducted, the letter is enclosed in brackets. A small cross arrow can be
used to indicate the direction in which the incoming pulse tries to switch the core (for
input pulses), or the direction of switching that produces the given pulse (for outputs).
All this is much simpler than it sounds, as can be seen from Fig. 18b. It should be
noted that the directions of switching indicated are entirely arbitrary, except that they
must be consistent for each core.
The use of colors or different thicknesses of lines is helpful in identifying the core
and the connecting lines, especially in complicated circuit diagrams.
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Fig. 18. Schematic representation of multiple-hole cores. (Note: a "conditional"
pulse is one that may be either present or not, depending on the informa-
tion conveyed.)
Other helpful symbols include: filled arrow without associated letters for a dc
(biasing) winding; a diode-like symbol for diode; a hollow square for a loading resistor.
If the same pulse is either taken from or goes to more than one place on the same core
or on a different core, we indicate that by simply branching the arrow line in question.
It is also helpful to indicate by a double-headed arrow a pulse that is normally big enough
to override either an opposing dc bias or another pulse input that is coincident and
opposing. This principle can be extended to multiple-headed arrows. Also an oblique
cross can be drawn across an undesirable information flow arrow (see Fig. 18b); this
and some of the other conventions are illustrated in Fig. 18c.
This system of notation was used extensively in the present investigation and, on the
whole, was found to be very satisfactory. It is simple, easy to understand and to learn,
and it conveys all of the pertinent information.
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3.3 Problems of Logical Design with Multiple-Hole Cores
3. 3. 1 General Approach
In the logical design of transfluxor circuits either of two approaches can be followed:
(1) design the cores in order to realize our particular circuit; or (2) design circuits
using a standard core throughout the system.
The second method was used in our investigation, since there were no easily avail-
able facilities for fabrication of special cores.
The following steps in design procedure were found to be most fruitful:
1. Investigation of the given core geometry and listing of all possible modes of
operation.
2. Elimination of the less desirable modes, then placement of the remaining modes
in a list of standard "gate boxes" with all pertinent information.
3. Design of the circuit, by means of the well-known switching circuit methods, in
terms of the standard gate boxes.
4. Substitution of cores for gate boxes.
5. Final circuit design (see Sec. IV).
3.3.2 Modes of Operation
In classifying the modes of operation for a given transfluxor, care should be taken
to notice the following:
CORE A
INPUT G CORE B
LOOP Bi Fig. 19. Basic forms of transfer loops.
SHIFT Fig. (a) "Variable transformer" coupling;
(a) (b) "variable reactance" coupling.
CORE A
INPUTD| $ CORE 8
(b)
1. "Variable transformer" vs. "variable reactance" operation. The difference is
illustrated in Fig. 19 for simple cores (19). The usual method employed is the "vari-
able transformer" coupling. On the other hand, the "current steering principle" (9)
uses cores as "variable reactances." This difference is really more important in cir-
cuit design (see Sec. IV) than in logical design because, in most cases, the logical
circuit can be realized in both ways.
2. Delay. It is important to note how many clock times any given operation requires,
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and the number of synchronous delays between inputs and outputs. Asynchronous delays
are also of importance if coincidence is desired.
3. Diode vs. diodeless operation. This is discussed further in Sec. 3.3.3 and in
Sec. IV.
4. Realization of logical function. It is important to see all of the outputs obtainable
from any one mode of operation and all of the times at which they occur. This will help
in circuit standarization.
3. 3. 3 Diode Elimination
The use of transfluxors instead of simple cores makes possible the elimination of
diodes in the transfer loops, partly owing to the isolation properties in the transfluxors
themselves (which have many gating functions built in) and partly to the possibilities of
the use of the "transfer blocking" principle, which can be employed in the design of
transfluxor circuits. Also appropriate turn-ratios can be used for preventing backflow
of information.
Let us discuss the reasons for introducing diodes into magnetic-core circuits in the
first place. (Only the "variable transformer" operation is considered, since it has not
yet been found possible to eliminate diodes in "variable reactor" circuits.) In Fig. 19a
the purpose of diode a is to prevent the negative pulse caused by the switching of core
A at the "input" time from traveling from core A to core B. In other words, we want
an isolation between the input and the output in core A. In this connection it is important
to remember the general principle that the volt-time area over the complete cycle at
any output of a core is equal to zero, so that for any positive pulse there is an equal
area of negative pulses.
Diode in Fig. 19a has a different function. Its purpose is to prevent backflow of
information from core B to core A (by short-circuiting B). This backflow can occur
while information is being shifted out of core B by shift B pulse.
The use of diode can be easily avoided by making the N/N 2 ratio sufficiently
large to cause the current in the transfer loop to be too small to cause any switching
of core A. This idea is further illustrated in Sec. IV. It is sufficient here to say that
this can be done almost always in practice, and that in many cases the circuit operation
is actually improved because excessive loading of cores by the short circuit through the
diode is prevented. Thus, in most instances, diode is no problem.
Diode a is another matter. It is difficult to eliminate. In transfluxor circuits, the
following approach can be used. Figure 20b shows that isolation of input from output
has been achieved, that is, there is no [C] on the output winding. However, there
remain two outputs of opposite polarities. Usually, we want to use only one of them,
the other being an undesirable "noise" pulse.
The author has studied the question of diodeless magnetic-core circuitry exten-
sively, and, to his knowledge, no paper on this subject has been published as yet.
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Fig. 20. Example of a diodeless circuit.
Our purpose is to eliminate this undesirable pulse - as can be done with diodes - or
to make it harmless by using "transfer blocking," that is, to make sure that one of the
following conditions applies:
1. The second core is in a state in which the undesirable pulse tends to switch the
core in the direction that it is already set.
2. The second core is being switched at the time of the undesirable pulse in any
direction by a pulse that is strong enough to override the effects of the undesirable pulse.
3. A blocking pulse is applied to the second core; although this pulse does not switch
anything, it prevents the core from undesirable switching.
4. Both incoming pulses (the positive and the negative) leave the core in the desired
"one" condition. This means that the first pulse unblocks the core, while the second
one (negative) merely reverses the flux around a small hole and does not affect the
information in the core. (This solution is not discussed further in this report, although
some work has been done. It shows great promise for the future and should be investi-
gated further. See Fig. 23e and f- for examples of core modes that could be used in
this fashion.)
In Fig. 20c the first principle is employed to obtain a diodeless shift register with
five-hole cores. We can see that core II cannot respond to the undesirable input at
time D (shown schematically by the dotted line) because it is always set by pulse C
into the position in which pulse [D] tries to set it.
This example illustrates a more or less general principle: for the elimination of
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diodes we have to pay a price in terms of additional pulse times and, therefore, addi-
tional drivers and a decrease in the speed of operation.
3.3.4 Gate Boxes
The gate boxes, as introduced first in this report, show all of the information
required for the use of any particular "core-mode" in logical design. Therefore, they
include the following (as in Fig. 21):
1. All of the outputs with the logical functions in terms of inputs. For simplicity,
we can eliminate some of the trivial outputs, as in Fig. 21c.
2. All of the desired inputs, with "permitted undesirable pulses" (in brackets), as
explained in Sec. 3. 3. 3. In the notation of Fig. 21 and other similar figures, the brack-
eted numbers, such as
[1, 3, 3-3, 4],
mean that pulses of the same polarity as the input pulse are permitted at the times 1, 3,
and 4, whereas pulses of opposite polarity are permitted at times 2 and 4; (O indicates
no permitted pulses of the given polarity).
3. The required shifting pulses, if necessary.
4. The times at which the pulses occur relative to each other (inside the box).
5. If desired, the points at which the inputs-outputs are located, as noted by Greek
letters and connections between arrows coming from the same point.
6. The polarities of the output pulses are usually obvious - all we care about here
is the relative polarities on the same winding. (For example, on P, output B must be
opposite in polarity to BC' and BC.) If necessary the polarities can be indicated by
different arrows, as shown in Fig. 21b. Note also that the times shown in Fig. 21b
above R indicate that the times are modulo 3, and that the indication 4 is the same
as 1 (except for outputs when it occurs in accordance with the information of the
last cycle).
[c
A
rl1
BC
BC
BC'
B
BC
B
B
(a) (b)
BC
BC
BC
(c)
Fig. 21. Derivation of a gate box. (a) Schematic; (b) gate box;
(c) simplified gate box.
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Fig. 22. Example of gate box design. This circuit will not work owing
to lack of "transfer blocking" on the (A' + B') transfer.
Figure 22Z is an example of a circuit designed in the gate box notation from a problem
statement in Boolean algebra. This circuit illustrates the importance of timing: if we
compare the times of undesirable pulses (in brackets) for inputs and outputs, we see that
all of the transfers work and do not require diodes for coupling, except for the (A' + B'),
in which the timing is off. Therefore this part of the circuit will not work, and some
other gate box will have to be employed.
3. 3. 5 Limitations and Precautions
In working with magnetic cores we are not free to do as we please. There are many
physical limitations, which are not obvious, that have to be kept in mind. Thus, in order
to make our circuits physically realizable we should obey the following general principles
when working with the gate boxes:
1. There is a limit to the number of cores that can be switched from one core; to be
on the safe side, a maximum of three in "variable transformer" coupling, and a maxi-
mum of five in "variable reactor" circuits. This applies both to cores switched in par-
allel and those switched in series.
2. It is generally safer to avoid the use of series switching, that is, the use of an
output at the same time as an input. (To obtain power amplification, the output must
come from the shift pulse, and the inputs should be used for presets.)
3. If coincidence is desired, careful investigation of asynchronous delays is neces-
sary. (The synchronous delays are easy to see.)
4. In diodeless coupling, care should be taken not to have an undesired input at a
time that is not specifically permitted by the bracketed numbers.
5. In some instances (such as the two-hole transfluxor of Fig. 21), there is
both an upper and a lower limit on pulses, and the design, therefore, is more difficult.
6. The effects of loading may make a whole circuit configuration unworkable unless
additional blocking pulses are applied; see Sec. IV.
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The principles just stated will be discussed further and justified in the circuit design
considerations of Sec. IV.
3.4 An Example: The Five-Hole Transfluxor
As an illustration of the discussion in the preceding paragraphs, the five-hole trans-
fluxor is analysed. The known useful modes of operation are listed, and gate boxes are
used in a practical circuit. The five-hole transfluxor is chosen because this core was
B+ B,
B, B2,
B1, 8,
B, () 8
B, G B,
B, · B.
8, B,
(0)
[-I]
(d)
B,
8,
+."Bn)(Bn_, 
+
8n.m)
3n +---Bn)'(Bn + -'Bn+m)
\Bn .
(e)
(b)
8, B 2+ BB4+ Bs86
,B+8 , + B B,B
(c)
(f )
Fig. 23. Modes of operation of five-hole transfluxor;
(a) Core-mode a 1;
(b) core-mode a 2 (a1 generalized);
(c) core-mode b;
(d) core-mode c;
(e) core-mode d;
(f) core-mode e.
() = modulo 2 sum.
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used most in the laboratory investigations, and also because scarcely any mention of
it has been made in the literature.
3. 4. 1 Modes of Operation
The gate boxes derived for the five-hole core are listed in Fig. 23, and most of the
useful modes of operation are noted. We can see the exceptional versatility of this core.
3. 4. Z A Sample Circuit
Figure 24 shows a sample circuit with five-hole cores. The circuit in question is
a parallel accumulator that employs two five-hole cores per digit plane; three digit
planes are shown. It is easy to see how to extend this principle for more digits; if the
C outputs are fed into the respective A inputs, the accumulator will retain the informa-
tion indefinitely, recycling it every four pulse times. After digits A and B are fed
into the accumulator, the correct outputs will appear after n/2 complete cycles (approx-
imately 2Xn pulse times). This delay is caused by the normal problem of carry prop-
agation. A direct carry-through circuit can be constructed; however, it does not
conform with principle 2 of Sec. 3. 3. 5 and is therefore difficult to design.
A3 A2 A, + B3 B2 B, = C3 G2 CG
). [A.B, + (A,2 B, ).A,B,]
C3, A,®B3 ® [A,. B [ ,+ (A®B, A,B,]
2) A,-B,
A2 (B2 A, B,= C2
A,( B, = C,
Fig. 24. A parallel accumulator consisting of two five-hole transfluxors
per digit plane.
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Fig. 25. One-core full adder.
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Fig. 26. A magnetic SPDT switch.
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From pulse-time considerations it is evident that, although diodeless "carries" can
be obtained, the "sum" couplings require diodes. Diodes may be eliminated by using
blocking pulses at the appropriate pulse times (see Sec. 3. 3. 3).
3.5 Extension of the Principles Derived to More Complicated Geometries
By using the principles presented, we could simply list all the available cores with
all the available modes of operation and then use them as our circuit required. Of course,
there is always the problem of coupling dissimilar cores, but that should be easy to
surmount in practice, especially if bigger cores always are used to feed smaller ones.
The more complicated the cores are, the more complicated the functions they can
perform. For instance, we can easily make a full adder (1 digit) out of a single core
like that of Fig. 25. (A similar core and circuit were first suggested by the IBM
research staff.) Another example is the switch shown in Fig. 26; this core was first
investigated at the M. I. T. Research Laboratory of Electronics by J. Harrington and
the author.
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IV. ANALYSIS AND DESIGN OF CIRCUITS WITH MULTIPLE-HOLE CORES
4. 1 Introduction
After a logical circuit has been designed by means of gate boxes or some other
method, the problem of making the circuit work still remains; we have to design the
transfer loops, that is, decide on the number of turns, diodes, and resistors to be used,
the right size and duration of driving pulses, and so on. Sometimes the circuit does not
work at all, or works only after introduction of special blocking pulses, because the
principles stated in Sec. 3. 3. 5 were not followed. Usually we want to optimize our cir-
cuit with respect to such factors as time, energy dissipation, and reliability.
Up to now, no such design procedure for circuits containing multiple-hole cores has
been published. There exist, however, some approximate methods (26, 27, 13) per-
taining to simple cores, which can be used as a basis for developing methods for
multiple-hole circuits. The problems in multiple-hole circuits are much more com-
plicated then those in simple cores, and entirely new effects have to be dealt with.
It should be noted that the circuits analyzed in this report are all of the "variable
transformer" type; moreover, the use of extra components in the coupling circuits,
such as condensers, inductors, and transistors, is avoided. It was felt that such
devices would nullify all the advantages of magnetic-core circuits. The effort was
directed instead toward the elimination of even the diodes and toward circuits consisting
entirely of cores, with some incidental resistors.
4. 1. 1 Approximate Analysis of Circuits with Simple Cores
Before going into the analysis of multiple-hole circuits, let us discuss briefly the
approximate method of analysis of simple-core circuits formulated by Breckenridge (13)
[who in turn based his work on papers by Sands (26) and Rising (25)]; this method forms
a first step in our investigations of multiple-hole cores. The analysis is based on the
Ro IR
1IN 2
(b)
Fig. 27. A simple transfer loop.
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assumption of a square voltage waveshape, and therefore upon a model in which the walls
move at a uniform rate.
Thus, let us consider first the simple transfer loop shown in Fig. 27a. If we include
the forward diode resistances in the coupling resistors R and make further obvious
approximations, we obtain the circuit of Fig. 27b. The cores are approximated as
resistances NRo while switching; R is the quantity defined in Fig. 8. On the other
hand Sands (26) defines another equivalent resistance
R= 2 (18)
0 ITN
For a comparison of R with R see Appendix A. The basic difference between Ro
and R is that R is based upon peak voltage, whereas Ro is obtained by averaging.
They are therefore related by a shape factor that, from empirical data, is usually about
0. 6 to 0. 7.
In order to account for the coercivity, we can include the constant current source
Ic , where
NI
I min (19)
c N 3
in parallel with the resistance N3 R (see Appendix A).
Any inductances are disregarded, and the cores are assumed to be short circuits if
they are not switching. Also we assume that the voltage waveform is square and that
N+
v = (20)
TS
while the core is switching, and zero otherwise; (A~ is the total change in flux). If we
define:
T = the switching time of core 1
TS2 = the switching time of core 2
F12 = fraction of flux in core 1 switched in time TS2
R
C
r= 2
N1 (21)
a =N2/N1
then we obtain by simple circuit analysis (if we disregard Ic):
F + r (1+ 12 a (22)
and
N3I3= N1I2 +ar + a (23)
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We know the desired N1I 2 from the switching characteristic of Fig. 8 and from the
switching time required. This graph also gives us R . Thus, from the two curves of
Fig. 8 and from the equivalent circuit of Fig. 27b we can calculate all of the desired
parameters.
This is an elementary analysis; nevertheless it is very effective in many cases, pro-
vided that:
1. The characteristics of Fig. 8 are worked in the region where they are straight,
that is, the microsecond region.
2. The current pulses applied are flat-topped and of very short rise time
(< 0. 1 sec).
3. The hysteresis loop has a good squareness ratio (s > 0. 95). Even then, the
assumptions made are quite far from the real behavior; especially the assumption of
square voltage waveshape. Therefore a factor of safety must be introduced in choosing
the value of F1Z; it should not be 1, which would be sufficient for ideal use, but 1/2,
for example. That is,
F12 1 (24)
We should mention that other approaches are possible with models that are more
similar to the real core; for example, Rising (25) uses
v = v l- (25)
for the voltage waveform. The author has investigated various models, starting with
the voltage waveform of semisinusoidal, parabolic, and even exponential shape. How-
ever, for these models, the mathematical expressions in the analysis of multiple-hole
circuits become complicated to the point of impracticality, and the increase in accuracy
is rather small. Therefore it was decided to use the square-wave approximation
throughout the work that is reported here.
It is important to realize the limitations of this analysis and to use parameters
that contain appropriate factors of safety. In particular, the approximation R is
nearer to reality than Ro , but is much harder to measure. But because, for most
cases,
Ro
vma = =shape factor 0. 6 (26)R v
o max
N
we may use
R = 0.6 x R (27)
eq o
as our value of equivalent resistance. (For the derivation, see Appendix A.)
37
4. 1. 2 New Problems Arising with Multiple-Hole Circuits
The analysis of the previous paragraph ceases to be simple when used for multiple-
hole circuits. The new problems that arise are discussed in the remainder of this report.
The chief new complications arise from the following: the flux division between
various legs, incomplete switching arising from this division, effects of loading, neces-
sity for blocking pulses, diodeless operation, and asynchronous delays. Also, the sheer
increase in parameters, constants, and loops makes the work more complicated. How-
ever, these are minor points in comparison with the new phenomena that have to be
accounted for in the analysis of multiple-hole circuits.
4. 2 Approximate Methods of Dealing with Multiple-Hole Circuits
4. 2. 1 General Considerations
The circuit shown in Fig. 28a illustrates a simple multiple-hole transfer loop. This
circuit shows most of the difficulties encountered in the analysis and design of multiple-
hole circuitry.
Let us first view the ideal operation of this loop. Assume that both cores are origi-
nally in "0" state, that is, they have the flux distribution shown in Fig. 28d. If there is a
"1" input to the first core at the time B, core 1 is put ideally into a "1" state (Fig. 28e);
that is, all of the flux change occurs along the dotted line of Fig. 28e. Therefore no
output to core 2 exists at this time. If there were no B pulse = "0" input, the core
would be still in "0" state.
At pulse time D, a pulse on leg a in the first core switches the core into the per-
turbed "1" state of Fig. 28f if the core was previously in "1" state, and leaves it in state
"O" if it was in "0" state. Thus an output occurs at time D if there was previously an
input to the first core; otherwise no output occurs. This output, however, has no effect
upon the second core, since it always is in "O" state at that time, and the polarity of
[D] output is such that it tends to switch core 2 into the state in which it already is.
At time A, core 1 is reset by a large pulse into "0" state. If there was previously
a [D] output, there will now be an [A] output that will set core 2 into "1" state.
This is an idealized picture, and the main trouble points that might prevent suc-
cessful operation can be seen at a glance:
1. Because of flux-division effect (see Sec. 2. 5. 1), the state that results after a
"1" input is not exactly that shown in Fig. 28e. There is a division of AO between the
outer and inner leg, as shown in Fig. 15.
2. Pulse D, if applied to the outer leg a, as in Fig. 28a, can cause spurious
unblocking along path 3 (Fig. 28d) if it is too big. This would cause a "1" output, even
for "0" input. But pulse D has to be big, since it has to switch a severely loaded core
(core 2 is virtually a short circuit).
Spurious unblocking can be eliminated by applying drive D to the inner leg , as in
Fig. 28b. Here, however, new trouble occurs; instead of switching along path 1, the
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A SIMPLE MULTIPLE-HOLE TRANSFER LOOP
(a)
ALTERNATE DRIVES
(b) (c)
"0" "I "1 ".
STATE STATE PERTURBED
FLUX DISTRIBUTIONS
(d) (e) (f)
Fig. 28. Transfer loop of a multiple-hole core.
flux divides between paths 1 and 2, as seen in Fig. 28e. Because path 1 is loaded,
whereas path 2 is not, most of the switching may occur in the longer path 2. This
would cause "0" output for "1" input.
This is a delicate problem. One solution would be to use a divided drive, as in
Fig. 28c. Another would be to use blocking pulses, as discussed in Sec. 4. 2. 4. The
design of such a circuit requires some sort of a quantitative analysis.
The parameters that we want to design are those such as driving ampere-turns,
resistors, and turns ratios. We base our analysis on the approach taken in Sec. 4. 1;
that is, we assume that the core looks like a resistance R while switching and like
av
a short circuit otherwise. The best value for Rav would be R o , but since this quantity
is not easy to measure, we can use the approximation of Eq. 27.
4. 2. 2 Flux Division and Loading Effects
From the preceding discussion we see that division of the flux change among two or
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Fig. 29. Division of flux.
more paths is of great importance in the analysis and design of multiple-hole circuits.
The problem is complicated further by loading effects. An approximate analysis of this
question is attempted in the following paragraphs.
Consider the magnetic circuit of Fig. 29a. We can see that the current I1 acting
on winding N1 can cause flux reversal in two paths: path 2, which goes through cross
sections A and A2 , or path 3, which goes through cross sections A and A3 . The
total flux reversal Ai in leg 1 is equal to the sum of the flux reversals A,2 and A 3
in legs 2 and 3, respectively:
Ail = Ai + A+3 (28)
The exact division between &A2 and A~3 depends upon the ratio of path lengths
(2/23) and therefore upon NIminl NImin2, and also upon the loading (R2 , R 3 , N2 , N3 ).
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The assumption that the voltage waveform is square means that d/dt is constant;
that is, in all legs varies as a linear function of time, as in Fig. 29d. Let us define
T1 = time necessary to reverse leg 1 = real time of switching (with loading)
T2 = time necessary to switch leg 2 (loaded) completely
T3 = time necessary to switch leg 3 (loaded) completely
Thus it would take time T to reverse the core if there were no leg 3. However,
there is path 3, so that the core switches in a shorter time T1 , and the switching is
accomplished before leg 2 has a chance to reverse completely. Since we have assumed
a linear relationship
z"2 _ T1 S
Aq 1 T2 2
(30)
A'3 _ T1 S 3
- = S
A4 1 T3 3
with the result that
T1 + -)= 1
(31)
T2 3
1 T2 + T3
If we make a different assumption about the voltage waveshape, we get a similar but
more complicated relationship. The relationship for a semisinusoidal voltage is given
in Appendix B. Oddly enough, for this particular assumption, Eq. 31 still holds.
If we now assume that the switching in each leg proceeds independently of the other
(except at termination, of course) we can derive the following expressions for the
assumption of square voltage waveshape (see Fig. 29b):
1/T 2 = K 1 (N1I 1 - Nmin 2 - N 2 I2 ) (32)
T N2
2 33
V2
I2 RZ (34)
After substitution, these equations can be solved to yield
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R + K A1N2
T2 = K2NI - K2NIin 2
We can obtain a similar expression for T3 that yields
T3
2 T2 + T3
1
(Rz/Kz + A91 N) (N1 1 - NImin3
(R3 /K 3 + A 1iN3) (Nll - Nmin2 )
(35)
(36)
as well as a similar expression for S3 .
4. 2. 3 Equivalent Circuit
The approximations described in the preceding paragraphs can be used to draw the
equivalent circuits shown in Fig. 30. Usually more than one equivalent circuit is needed
for the various pulse times and conditions. It is convenient to note the conditions of
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Fig. 30. Equivalent circuits of the five-hole core at various pulse times.
(a) Definitions;
(b) equivalent circuit at pulse time B with a "1" transferred into core 1;
(c) at pulse time D with "1" to be transferred from core 1 to core 2;
(d) at pulse time A with "1" being transferred from core 1 to core 2;
(e) at pulse time C with "1" being transferred out of core 2.
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pulse division, as shown in Figs. 30b through 30e. The definitions of the quantities in
question are shown in Fig. 30a. It is important to note the four possible flux paths that
come under consideration. We need a set of switching characteristics for each of the
five paths.
The Req used throughout should be the equivalent resistance for the particular flux
division in question. Because this is not easy to obtain, we might take 0.6 R o , where
Ro is for the path that takes the bulk of the switching, or the average value of the R's
for the paths if the flux divides about evenly. (Req is the least accurate figure in our
approximation anyway.) The current generator Ic is as defined in Eq. 19 for the path
to be switched, and is an average value if switching occurs in two paths about evenly.
From the four equivalent circuits in Fig. 30 we can obtain expressions for all of the
parameters in this circuit. Thus, from Fig. 30b and Sec. 4. 2. 2 we can obtain the 12
necessary to switch the core in the desired time, as well as SZB.
From Fig. 30c we get the necessary N3I3:
N4
N3I3 = N3 i3 + 4 + I c l
v3
3 eq
(37)
S2BA3 N N4 S ZBAN 4
= N3! SB3eq + N3S2BT R + Ic
eq(3
where N3 i 3 equals the number of ampere-turns necessary to switch the core in time
T3 . The analysis given in this section can be used to obtain S3D. Since in "0" state
N3I3 is working to unblock the core along path length 2, we must be careful that
N3 I3 < NImin 2 (38)
From Fig. 30d we can obtain NI '
NI = Ni 1 R q)] + N I (39)1 li- + R Icl
eq j
(Note that the reversible flux in Fig. 30d is S2BA4 and not SBS3DA.) If we
define:
F12 = the fraction of flux change in core 1 during T 2 (the time it takes for
core 2 to switch)
then
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S2BA~N 4 F12
V1 = (40)
2
2
V1 + N2ReqIc2
I2 2
c 2 eq
AbN2 (41)
2 - T2 2
(I2 - c2) NZReq
1 2 SZB eqNN 4 N41
(42)
S1 (l+r)2B a
where
R
c
r= 2
N2 Req (43)
a =N4/N2
(The exact value for F 1 2 is given in Appendix C.) For proper operation,
F 1 2 < 1 (44)
Preferably, F12 should be approximately 1/2.
From the circuit of Fig. 30d we can obtain the conditions necessary for no feedback
of information:
I5N 4 < INminl (45)
The current 15 is, of course, found from
N2
+1il+N 1Ig~l e (46)I1 = i + 1 I 5 I c (46)
If this circuit were a part of a shifting register, Fig. 30d and e would be combined,
because in a core in the middle of the register both effects would be present. We would
get
N 2 N4
Ii = i + - I5 + N1 I+ Ic (47)
Equations 39 through 46 are modified accordingly. A similar but more complicated
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derivation could be performed for some other assumption as to the waveshape of the
voltage waveform, for example, the semisinusoidal shape discussed in Appendix B.
4. 2. 4 Design and Blocking Pulses
By using the expressions of Sec. 4. 2. 3 or deriving similar expressions for other
situations, we should be able to design the appropriate parameters for any logical trans-
fluxor network by the method of Sec. III. Moreover, we should be able to eliminate all
of the coupling diodes that were shown to be superfluous (by the bracketed numbers in
Sec. III), and also some that were not, by the use of blocking pulses.
Blocking pulses can be used to perform two different tasks:
1. Elimination of diodes, as seen in Fig. 31a. Let us suppose that at time A we
apply pulse I1 to core 1 and that 1 and 2 have the directions shown. Current 12
will flow and reverse core 2. If we do not want this to happen we can apply pulse I3,
which opposes 12, with the result that
mi n > NI - I3N3 (48)
We have to be careful to make sure either that 2 is always in the polarity shown at
pulse time A, or that
NImin > N3I 3 (49)
If it is the feedback pulse rather than the forward pulse that we want to eliminate,
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this method can be also employed. Let us imagine that the fluxes 1 and 2 have polar-
ities opposite to those shown in Fig. 31a. Pulse 13 is being applied to switch core 2.
The feedback can be negated by pulse I1 . Note that in the circuit of Fig. 30e (pulse
time C) in the previous section, the product I N4 must be less than INmin (see Eq. 45).
If this relationship proves difficult to attain, a blocking pulse can be applied to core 1
at this time, with the result that feedback is effectively prevented. The outer leg of
core 1 happens to be invariably in the right direction at time C, and therefore a limit
is set on the size of the blocking pulse.
2. Prevention of switching in undesirable flux paths. In our example, for instance,
we had to limit the size of pulse ID at pulse time D in order to prevent spurious
unblocking of the core along path 2 (see Fig. 31b) if the core was in to"0" state. This
trouble could be eliminated by placing the drive as shown in Fig. 31c, but we would run
the risk of reversing along path 2 instead of loaded path 1.
We could alleviate both of those problems by placing blocking pulses as shown in
Fig. 31b and c. There is no limit on the blocking pulse in Fig. 31b, but the core can
still spuriously unblock along path 4. (This is not very easy, since path 4 is long.) On
the other hand, the blocking pulse in Fig. 31c is limited by the "l0" condition:
NbI b < Nlmin (50)
Through the correct combination of all these approaches we should be able to over-
come any difficulties.
4.3 Examples of Design
In order to explain further the design system developed in Sec. 4. 2, we shall show
two designs of transfluxor circuits that actually have been built and tested.
The transfluxors used in these examples are of the five-hole type and have the
parameters given in Table 1 (as obtained from measurements of the switching charac-
teristics).
Table 1.
The paths are defined in Fig. 30a; other parameters are defined in Fig. 29b and c.
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Also, for the core used
A = 1.08 volt-Lsec.
Therefore the shape factor Ro/Ro = 0. 6.
4. 3. 1 Diodeless Shifting Register
A single stage of a diodeless shifting register is shown in Fig. 32. This is similar
to the diagram of Fig. 30a, except that the timing is a little different, and we have added
blocking pulses 5, I6, and I8. These pulses serve a dual role: they eliminate any dif-
ficulty due to flux division and at the same time prevent feedback of information (I5) and
spurious unblocking (I6 and I8). The detailed design procedure is shown in Appendic C.
This procedure demonstrates the care that must be taken in the design of diodeless
circuits. The switching times at times A and C are 0.2 sec, whereas at times
B and D they are 3 sec. (This disparity is also very characteristic of diodeless
switching.) The total operation time would be about 7 psec at least, and therefore the
speed of operation could be about 140 kc (maximum).
4.3.2 Accumulator
As our second example we can use the accumulator of Fig. 24. One level of this
circuit is shown in Fig. 33. Here we shall use diodes in the transfer loops and eliminate
only the diodes. Let us use a turns ratio large enough to eliminate all feedback prob-
lems. Notice that any feedback in the "carry" circuit will actually aid operation. No
blocking pulses are necessary.
The detailed design of this circuit is given in Appendix D. The values obtained are:
Rcl = R2 = 151, I 1 = 2 a, I = 0.4 a, N1 = 20 t, N = 2 t, N4 = N5 = 24 turns, and
N3 = N6 = 2 turns. The total time of one cycle is approximately 3.4 Bsec minimum.
4. 4 Experimental Results
4. 4. 1 Results of Operation
The circuits described in Sec. 4. 3, as well as similar circuitry with minor varia-
tions in design parameters, were built and tested in the laboratory. From the experi-
ence gained from these circuits, we may draw the following generalized conclusions:
1. The design and analysis equations used are extremely helpful in indicating the
relationships between the various parameters.
2. The actual numbers obtained are close to the predicted values, diverging by not
more than 10 per cent. This compares favorably with the tolerances in the components
used: resistors, diodes, and especially cores, which are not particularly uniform from
unit to unit.
3. If the circuits are built with margins of error of more than about 15 per cent
they will work as designed, as did our accumulator. If the design is more critical,
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Fig. 32. Diodeless shifting register.
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Fig. 33. Accumulator.
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then, to make the circuit work, minor adjustments have to be made, the same formulas
still being used as a guide. For instance, the diodeless shift register was found to work
correctly for some cores only, and did not transfer correctly or spuriously unblock for
others. From our design formulae (see Appendix C), it was easy to correct these
troubles by increasing T 2 and decreasing I3 N3 .
4. From a comparison of our two circuits we can see the advantages of using diodes:
the accumulator was much more reliable and its operation much less critical than that
of the diodeless shift register. The accumulator performed satisfactorily for wide drifts
in current supplies, as well as for obvious changes in parameters due to heating. On
the other hand, changes of as little as 5 per cent in the current sources were enough to
destroy the operation of the shift register. The reason for the difficulties caused by
diodeless circuits can be understood only if we realize that, in order to have transfer
in one direction only, a nonlinearity must exist somewhere in the transfer loop. The
diode normally provides this nonlinearity; otherwise we have to use the inherent non-
linearity of the core - the knee of the hysteresis loop. This means that the operation is
rather critical and that one of the pulses has to be small and, therefore, long.
5. Both circuits operated satisfactorily for a wide variety of pulse repetition fre-
quencies up to about 50 kc, and even beyond that (up to their theoretical operating lim-
its), except that they tended to overheat at higher frequencies. There should be no
reason, however, why they could not operate at 100 kc, for instance, if appropriate
cooling is supplied.
4. 4.2 Explanation of Discrepancies Between the Theoretical and Experimental Results
As stated in Sec. 4.4.1, discrepancies exist between the predicted results and those
obtained. The differences are, in some instances, as much as 10 per cent and may
make the first design unworkable without some "debugging."
When all the following causes are considered, we can see that these discrepancies
were to be expected:
1. The difference between the real voltage waveform and the assumed square shape.
2. The approximation employed in the flux division calculated, as well as other
inherent assumptions.
3. The fact that some flux does change, even though IN < INmin; (INmin applies
to total switching).
4. Various "noise" voltages, as explained in Sec. 2. 5. 3.
5. Inductances of the cores, as well as resistances of the wire. Both of these
quantities can become important at low impedance levels.
6. Stray capacitances, which become especially troublesome at high frequencies.
7. Variations in circuit parameters due to heating, drifts, and so on.
8. Variations in circuit parameters due to nonuniformities from unit to unit.
9. Nonlinearities and general nonideal behavior of diodes.
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V. CONCLUSIONS
5. 1 Summary
5. 1. 1 Problems Studied
The main effort of the research performed was directed toward integrating multiple-
hole cores into logical circuitry. This included the following problems:
1. Analysis of circuits with multiple-hole cores; the setting up of a consistent,
workable system of approximations that would be as close as possible to the observed
behavior.
2. Development of a design procedure based on these approximations.
3. A study of the problem of elimination of diodes and the effect of this upon the
circuit behavior.
4. Development of an understanding of logical properties of multiple-hole cores; an
attempt at logical design.
5. Development of a workable, schematic notation for multiple-hole logical circuits.
6. Gaining additional understanding of the physical behavior of multiple-hole cores.
5. 1.2 Conclusions Reached
All the problems of Sec. 5. 1. 1 have been at least partially solved. Thus a workable
analysis procedure, based on square voltage waveform, has been developed and has taken
into account the use of blocking pulses, diodeless operation, loading effects, and - most
important - flux division. This analysis can serve as a basis for a design procedure,
which has been tested and found to be quite useful, and can give results that, usually,
deviate from the actual behavior by not much more than the variations in the components
used.
Other, more complicated, basic assumptions were investigated, but they were found
too cumbersome mathematically and they did not result in any substantial gain in accu-
racy.
Much effort was spent on the problems of eliminating diodes from magnetic-core
circuits. It was found possible to build diodeless transfluxor circuits through the use
of blocking pulses and appropriate timing. However, diodeless circuits were found to
be inherently more difficult to design; they may require more pulse times, and thus
more drivers; they require at least one long switching time, and thus are much slower
than comparable circuits with diodes; they require more driving energy, which dissi-
pates in the resistances; their design is much more delicate, and they are more sensi-
tive to any variations in parameters or drifts in driving currents, and hence much less
reliable. Thus, the price for the elimination of all diodes is quite high. On the other
hand, in many instances, some diodes can be eliminated without much trouble; for
example, the diodes (Fig. 19a).
In the field of logical design, a schematic notation has been developed, and an
50
approach to logical synthesis procedure using the developed "gate box" approach has
been outlined. This is still not the complete solution, and work should be extended in
this area.
As a by-product of this investigation, some effects in the physical behavior of the
multiple-hole core were discovered; they may shed some light on the question of
switching and physical behavior of transfluxors and cores in general. Thus in Sec. I,
we mentioned the flux-division effect, the delay effect, and the near-leg effect.
In general, it was found that multiple-hole cores are, in many ways, superior to
simple cores and that the use of multiple-hole core logical circuitry is quite feasible
in the microsecond region and could possibly be extended into the 1/10-microsecond
area. The multiple-hole cores, like other magnetic cores, are very reliable and are
not affected adversely by radiation or other severe conditions that might exclude other
components. By making more and more complicated cores we should be able to combine
into one core many units that previously were separate, with the accompanying reduc-
tion in wiring and other components.
On the other hand, the cores require large drivers, dissipate a great deal of power,
and, as yet, are not workable at frequencies higher than about 10 megacycles. At pres-
ent, it seems that the best field of application for multiple-hole cores would be in the
control area.
In any case, multiple-hole cores are very promising components, although practi-
cally unknown and unexplored.
5. 2 Suggestions for Future Research
The following topics indicate some of the areas of multiple-core design that, in the
opinion of this author, are particularly in need of further research:
1. Logical design: applications of switching circuit theory, particularly the sequen-
tial switching theory, to transfluxor circuits.
2. Theoretical work on multiple-hole cores. Without a better (quantitative) under-
standing of the processes of switching and flux distribution, no real further progress
is possible.
3. Design of the cores themselves to suit the particular needs of the designer: a
topological study of multiple-hole cores and the relationship between the core topology
and the logical functions obtainable from it; the design of the cores for minimum energy
dissipation, optimum switching time, or signal-to-noise ratios.
4. Optimization of multiple-hole core circuits with respect to time, energy, noise,
etc.
5. Design of multiple-hole core circuits using the "variable reactor" or "current
steering" principles.
6. Problems of interaction between different kinds of multiple-hole cores, or
between multiple-hole and simple cores. Problems of interaction between multiple-hole
cores and other (nonmagnetic) circuit elements.
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7. Applications of thin films (46) to multiple-hole cores. This is a completely unex- .
plored possibility that definitely is worth studying. This would open up some completely
new horizons and might make multiple-hole cores feasible, or even superior, in com-
puter applications.
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APPENDIX A
RELATIONSHIP BETWEEN R AND R
During switching, t e e ergy input to the core is (
During switching, the energy input to the core is (27):
T
Win = E
= I T
= I|
e dt
i dt = I e dtJo
dt
dt = Ifs d
-qr
= I(I s + Ir) = IAcb
See Fig. A-1.
Ir
Or
- r
I
ININ
ICt
Fig. A-1. Hysteresis loop. Fig. A-2. Equivalent circuit.
If we disregard the small reversible part of flux change, which is usually too small
to make a difference of more than 5 per cent,
(see Fig. A-2):
Win IzA
NIR = T
TI 2 I2 '
_ 5 SS
R o I T NS s
where we can make the approximation
NI
I = I- in
s N 1
we can define an equivalent resistance
(A. 2)
(A.3)
(A. 4)
On the other hand, from the switching characteristics (Fig. A-3) we can derive Ro:
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Fig. A-3. Switching characteristics.
vma /N
R max (A. 5)
N1 /
and therefore,
o _ AONE(I- NImin/N )
R Ro T N2(I - NI .in/N) v /N
s min 1 max
(A.6)
Ts max/N
but,
T V RS max o
N K (A. 7)N K1
Therefore, to be consistent we have
shape factor (A. 8)
- = shape factor (A. 8)
o Ro/K 1
In most cases the shape factor is approximately 0. 6 to 0. 7.
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APPENDIX B
FLUX DIVISION FOR SEMISINUSOIDAL VOLTAGE WAVEFORM
We can assume the switching voltage waveform to be semisinusoidal in shape, with
the result that the flux varies with time, as shown in Fig. B-l:
t
42 = o 72sin T dt
co s t + cos 0 (B. 1)2 T
1 (1 - cos ' t
At time T1
=9 - cos 2 )
and also (B. 2)
A4 3 = (- - cos IT T3
Therefore
Atl ( 1 (B. 3)Al = 2 - cos 1T + 1 - cos (B. 3)
72 '3/
and
T2T 3
1 T2 + T3
V
2 T2
a zAO,2
A02 ______---
I I
r tI 2
Fig. B-1. Assumed voltage and flux.
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APPENDIX C
THE DESIGN OF THE DIODELESS SHIFT REGISTER
From the circuit of Fig. 32, Sec. 4. 3. 1, we can derive the equivalent circuits shown
in Figs. C-1 and C-2.
I,
N2Rlil I V NN1 R*4 I c4 I
N4 V4 N2 Re2 2 C2
4e V7 I7
Fig. C-1. Equivalent circuit at time A.
13
N3 Rel i3 ctcl V3 N3
Fig. C-2. Equivalent circuit at time D.
From these two diagrams and the necessary conditions for switching and nonswitching,
we can obtain the following limiting conditions (the definitions of flux paths and constants
are those given in Table 1, Sec. 4. 3):
N3I 3 - N8I 8 < INmin4
N3I 3 - N6I 6 < INmin2
(C. 1)
(C. 2)
(C. 3)I2N2 > INmin2
(C.4)
I2N 2 + I 7 N4 - I5 N5 < INmin4
(C. 5)IN1 > INmin4
(C. 6)I3N3 > INminl
I 8 N8 < INmin 2 (C. 7)
Also, because we want to use only one current supply at any one pulse time (with
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I
series connections),
15 = I 1
13 = 16 18
The condition for transfer is
R +R N2
12 Re N4N 2
Ic2Rc T 2
+ AN 4
Other equations used in the design are
1
T = K 2 (I 2 N2 - INmin2)
T1 K (N 3 i 3 )T 
These equations are merely the switching characteristics.
the relationships among the various currents:
N 1 I Nli1 + NlIc4 + N4I2 + N2I 7
N3I 3 = N3i 3 + N3Icl + N4I 4
where
Iz2
In addition, we can write
(C. 13)
(C. 14)
AN 4 F 12 + N2 R e T 2I c 2
T2 (R c + Re 2N)
(C. 15)
A= N2F12
7 TRT2 c
A4F1z
i =iT2Re4N 1
i3 N
N3RelT 1
If we use N3 I 3 = 2. 1 (from Eqs. C. 1 and C. 2) and N8 I 8 = 0.8, we get
2. 1 1
1 \
+ 1.08N4)
Rc
By using Eqs. C. 12, C. 14, C. 18, and C. 10, we obtain:
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(C.8)
(C.9)
(C. 10)
(C. 11)
(C. 12)
(C. 16)
(C. 17)
(C. 18)
(C. 19)
(C. 20)
- I
F12 2.21- 1.08. N N2 = (R + 2.21 N2) 1.08 2. 21 *0.9 N R T
(C. 21)
The following relation is necessary to give real solutions for N 2 :
(T 2 2 R c- F12 *.4 N 2 10.4 N4) R (C. 22)
Therefore we choose T1 = 3, T = 0. 2, and N= 2. This, in turn, gives us F12 = 0. 726,
N2 = 1, and R = 0.73 ohm. By application of the remaining equations and judicious
choice of the numbers of turns we obtain the remaining parameters, as listed in
Sec. 4.3. 1.
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APPENDIX D
DESIGN OF THE ACCUMULATOR
The circuit for one digit-plane of the parallel accumulator is shown in Fig. 33,
Sec. 4. 4. 1. Of major importance in this circuit is the division of flux between paths
2 (or 3) and 5. (See Fig. 30, Sec. 4. 2. 3, for definitions of the flux paths.) This flux
division occurs if there is one single input. If we ignore feedback currents and use the
methods of Sec. 4. 2. 2, we can calculate the portion of flux in leg 2 (note that there is
no loading in either leg):
K2 (N6I 5 - NImin2)
2 K5 (N 615 - NImin5) + K2 (N 6 5 - NImin2) 0. (D. 1)
for large values of N6I 5 . The flux division is much more favorable for flux path 3. The
flux division determines the available output at the "sum" winding and the undesirable
noise at the "carry" winding.
The limits are:
N3I3 > NImin 3 (D. 2)
N6 I5 > NImin5 (D. 3)
N6 IN< NImin2 (D. 4)
NIl > NImin5 (D. 5)
N2I 2 > NImin 1 (D. 6)
N2I 2 < NImin 2 (D. 7)
Also:
N1111 N13I. 
(D.8)
N12112 N6I 5
For the condition of a single input, core 1 can be represented at time A by the
equivalent circuit of Fig. D-1.
There may be also a feedback current in the "carry 2" winding, which, however,
can be neglected as a first approximation. From this circuit:
2
F Rcl + Re3N 3 Ic3Rcl 1
1 0. 75R NN (D. 9)12 0.75 · Re3N4N3 0.75 · A · N4
If we make N3 = 2, N = 24, T = 0. 2 microsecond, and Rcl = 15 ohms (the forward
resistance of the diodes used), we obtain F12 = 0. 67, which is sufficient. Also,
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R 13
N4 N2R . I N3 Re3 c3
N5R,2
Fig. D-1. Equivalent circuit at time A with 01 output.
II
2 2
R NI R e Id NI
15 Rc2
I5 6I L I c5
Fig. D-2. Equivalent circuit at time A with 10 output.
0. 25 · 0. 67 .· A. N5
(D. 10)
For the condition of two inputs to core 1, the equivalent circuit at
shown in Fig. D-2. (Feedback currents are neglected.)
The rest of the design is simple and similar to that of Appendix C.
listed in Sec. 4. 3. 2.
the time A is
The results are
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